Important: Use custom search function to get better results from our thousands of pages

Use " " for compulsory search eg:"electronics seminar" , use -" " for filter something eg: "electronics seminar" -"/tag/" (used for exclude results from tag pages)

Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
Synthesizable IP-Core for configurable parallel CRC Architecture

Synthesizable IP-Core for configurable parallel CRC Architecture

.doc   Synthesizable IP-Core for configurable.doc (Size: 132.5 KB / Downloads: 100)


Cyclic redundancy check (CRC) is an error detecting code that is widely used to detect corruption in blocks of data that have been transmitted or stored. Hardware configurability that will allow unrestricted CRC sizes and polynomials to be deployed enables a wide range of network transmission, storage and security application.

In this research work, we derive a fully field programmable, parallel architecture for CRC computation circuit. The objective was to explore a domain specific programmable architecture capable of supporting 5Gb/s line rates at a minimal area cost. The resulting architecture is able to support all types and sizes of CRC polynomials, for all types of protocols and data encryption. The architecture has been designed to be field programmable so that it is fully flexible in terms of the polynomials deployed and the input port width. The circuit includes an embedded configuration controller that has a low reconfiguration time and hardware cost. Data integrity is imperative for many network protocols, especially data-link layer protocols. Techniques using parity codes and hamming codes can be used for data verification, but CRC is preferred and most efficient method used for detecting bit errors produced from medium related noise.

The over all System Architecture will be designed using HDL language and simulation, synthesis and implementation (Translation, Mapping, Placing and Routing) will be done using various FPGA based EDA Tools. Finally the proposed system architecture performance (speed, area, power and throughput) will be compared with already exiting system implementations.
can u sen me the doc of synthesizable,configurable Parallel CRC sir...

email: satish.iasy[at]

Marked Categories : powered by mybb wikipedia architecture, parallel crc architecture, synthesizable core wiki, powered by mybb park architecture, ppts on configurable crc, configurable crc architecture, synthesizable ip core for configurable crc architecture, design of synthesizable ip core for configurable, synthesizable ip core for crc wiki, design of synthesizable ip core for configurable crc architecture, crc archetecture, parallel crc calculation ppt, seminar topics for architecture, cyclic redundancy check crc is an error detecting code that is widely used to detect corruption, crc architecture, protocol archtectur seminar, how works parallel crc in vhdl,

Quick Reply
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
Tongue Architecture Seminar Topics List computer science crazy 0 92,925,704 25-08-2017, 09:32 PM
Last Post: computer science crazy
  An Efficient Constant Multiplier Architecture Based on Vertical-Horizontal Binary Com mkaasees 0 41 28-09-2016, 11:16 AM
Last Post: mkaasees
  DYNAMIC ARCHITECTURE mkaasees 0 60 22-09-2016, 11:49 AM
Last Post: mkaasees
  CHITKARA SCHOOL OF PLANNING & ARCHITECTURE dhanabhagya 0 1,192 18-02-2016, 04:44 PM
Last Post: dhanabhagya
  Smart Parking System (SPS) Architecture Using Ultrasonic Detector mkaasees 0 2,624 15-10-2014, 03:48 PM
Last Post: mkaasees
  ARCHITECTURE OF KERALA PPT study tips 0 3,750 15-02-2013, 09:50 AM
Last Post: study tips
  CORE DESIGN PPT project girl 0 1,451 08-01-2013, 12:11 PM
Last Post: project girl
  NATURAL-LIGHTING DESIGN IN ARCHITECTURE: FILLING IN THE BLANKS pdf project girl 0 1,682 26-11-2012, 11:43 AM
Last Post: project girl
  Microprocessor Architecture ppt project girl 0 1,180 07-11-2012, 01:14 PM
Last Post: project girl
  Gothic architecture seminar tips 0 1,300 01-11-2012, 05:45 PM
Last Post: seminar tips
This Page May Contain What is Synthesizable IP-Core for configurable parallel CRC Architecture And Latest Information/News About Synthesizable IP-Core for configurable parallel CRC Architecture,If Not ...Use Search to get more info about Synthesizable IP-Core for configurable parallel CRC Architecture Or Ask Here